

BIAS RESISTOR TRANSISTORS
NPN SILICON SURFACE MOUNT TRANSISTORS WITH
MONOLITHIC BIAS RESISTOR NETWORK

DESCRIPTION

This new series of digital transistors is designed to replace a single device and its external resistor bias network. The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space. The device is housed in the SOT-723 package which is designed for low power surface mount applications.

The DTC144EM ~ DTC144TM are available in SOT-723 package


FEATURES

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- The SOT-723 Package can be Soldered using Wave or Reflow.
- Available in 4 mm, 8000 Unit Tape & Reel
- Available in SOT-723 package

ORDERING INFORMATION

Package Type	Part Number			
	DTC114EM			
	DTC124EM			
	DTC144EM			
	DTC114YM			
	DTC114TM			
0.07.700	DTC143TM			
	DTC123EM			
SOT-723	DTC143EM			
	DTC143ZM			
	DTC124XM			
	DTC123JM			
	DTC115EM			
	DTC144WM			
	DTC144TM			
Note	SPQ: 8,000Pcs/Reel			
AiT provides all RoHS Compliant Products				

PIN DESCRIPTION



REV1.0 - OCT 2019 RELEASED - -1



BIAS RESISTOR TRANSISTORS
NPN SILICON SURFACE MOUNT TRANSISTORS WITH
MONOLITHIC BIAS RESISTOR NETWORK

ABSOLUTE MAXIMUM RATINGS

T_A = 25°C, unless otherwise noted

V _{CBO} , Collector-Base Voltage	50Vdc
V _{CEO} , Collector-Emitter Voltage	50Vdc
Ic, Collector Current	100mAdc

Stresses above may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the Electrical Characteristics are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS

Parameter	Symbol	Value	Unit	
Total Device Dissipation		260 ^{NOTE1}	mW	
T _A = 25°C	P _D	600 ^{NOTE2}	mW/°C	
Derate above 25°C		2.0 ^{NOTE1}		
		4.8 NOTE2		
The second Decision and Austrian	Б	480 ^{NOTE1}	°0.00	
Thermal Resistance – Junction-to-Ambient	Reja	205 ^{NOTE2}	°C/W	
Junction Temperature	Tı	150	°C	
Storage Temperature Range	T _{STG}	−55 to +150	°C	

NOTE1: FR-4 @ Minimum Pad NOTE2: FR-4 @ 1.0 x 1.0 inch Pad

REV1.0 - OCT 2019 RELEASED - - 2 -



BIAS RESISTOR TRANSISTORS
NPN SILICON SURFACE MOUNT TRANSISTORS WITH
MONOLITHIC BIAS RESISTOR NETWORK

ELECTRICAL CHARACTERISTICS

T_A = 25°C, unless otherwise noted

T _A = 25°C, unless otherwise noted Parameter	Symbol	Conditions		Min.	Тур.	Max.	Unit
OFF CHARACTERISTICS	, , , , , , , , , , , , , , , , , , ,				71		
Collector-Base Cutoff Current	Ісво	V _{CB} = 50V, I _E = 0		-	-	100	nAdc
Collector-Emitter Cutoff Current	Iceo	$V_{CE} = 50V, I_B = 0$		-	_	500	nAdc
Emitter-Base Cutoff Current	ГЕВО	V _{EB} = 6.0V, I _C = 0	DTC114EM DTC124EM DTC144EM DTC114YM DTC114TM DTC143TM DTC123EM DTC143ZM DTC143ZM DTC124XM DTC123JM DTC123JM DTC115EM DTC144WM	-	-	0.5 0.2 0.1 0.2 0.9 1.9 2.3 1.5 0.18 0.13 0.2 0.05	mAdc
Collector-Base Breakdown Voltage	V _{(BR)CBO}	$I_{C} = 10\mu A, I_{E} = 0$		50	-	-	Vdc
Collector-Emitter Breakdown VoltageNOTE3	V _(BR) CEO	I _C = 2.0mA, I _B = 0		50	-	-	Vdc
ON CHARACTERISTICSNOTE3							I
DC Current Gain	h₅∈	V _{CE} =10V, I _C =5.0mA	DTC114EM DTC124EM DTC144EM DTC114YM DTC114TM DTC1143TM DTC123EM DTC143ZM DTC143ZM DTC124XM DTC123JM DTC123JM DTC115EM DTC144WM DTC144TM	35 60 80 80 160 160 8.0 15 80 80 80 80	60 100 140 140 350 350 15 30 200 150 140 150 140 350	-	-

REV1.0 - OCT 2019 RELEASED - - 3 -



BIAS RESISTOR TRANSISTORS
NPN SILICON SURFACE MOUNT TRANSISTORS WITH
MONOLITHIC BIAS RESISTOR NETWORK

Parameter	Symbol	Conc	litions	Min.	Тур.	Max.	Unit
Collector-Emitter Saturation		$I_{C} = 10 \text{mA}, I_{B} = 10 \text{mA}$	= 0.3mA DTC123EM				
		I _B = 5mA	DTC143TM				
Voltage	V _{CE(sat)}	I _C = 10mA,	DTC114TM DTC143EM	-	-	0.25	Vdc
		I _B = 1mA	DTC143ZM DTC124XM				
			DTC144TM DTC114EM			0.2	
			DTC124EM DTC114YM DTC114TM			0.2 0.2 0.2	
	VoL	$V_{CC} = 5.0V,$ $V_{B} = 2.5V,$	DTC143TM DTC123EM			0.2	
		$R_L = 1.0k\Omega$	DTC143EM			0.2	
Output Voltage (on)			DTC124XM DTC123JM	-	-	0.2 0.2	Vdc
		$V_{CC} = 5.0V,$ $V_{B} = 3.5V,$ $R_{L} = 1.0k\Omega$	DTC144EM DTC144TM			0.2 0.2	
		$V_{CC} = 5.0V,$ $V_{B} = 5.5V,$ $R_{L} = 1.0k\Omega$	DTC115EM			0.2	
		$V_{CC} = 5.0V,$ $V_{B} = 4.0V,$ $R_{L} = 1.0k\Omega$	DTC144WM			0.2	
		$V_{CC} = 5.0V, V_{I}$ $R_{L} = 1.0k\Omega$	_B = 0.5V,				
Output Voltage (off)	V _{ОН}	$V_{CC} = 5.0V,$ $V_{B} = 0.25V,$ $R_{L} = 1.0k\Omega$	DTC143TM DTC143ZM DTC114TM DTC144TM	4.9	-	-	Vdc

REV1.0 - OCT 2019 RELEASED - - 4 -



BIAS RESISTOR TRANSISTORS
NPN SILICON SURFACE MOUNT TRANSISTORS WITH
MONOLITHIC BIAS RESISTOR NETWORK

Parameter	Symbol	Cond	litions	Min.	Тур.	Max.	Unit	
		DTC114EM		7.0	10	10 13		
		DTC124EM		15.4	22	28.6		
		DTC144EM		32.9	47	61.1		
		DTC114YM		7.0	10	13		
		DTC114TM		7.0	10	13		
		DTC143TM		3.3	4.7	6.1		
Input Resistor	R1	DTC123EM		1.5	2.2	2.9	kΩ	
input itesistor		DTC143EM		3.3	4.7	6.1	K22	
		DTC143ZM		3.3	4.7	6.1		
		DTC124XM		15.4	22	28.6		
		DTC123JM		1.54	2.2	2.86	6	
		DTC115EM	DTC115EM		100	130		
		DTC144WM		32.9	47	61.1		
		DTC144TM		32.9	47	61.1		
		DTC114EM/DTC124EM/		0.8	1.0	1.2		
		DTC144EM/D	TC115EM					
		DTC114YM		0.17	0.21	0.25		
		DTC143TM/DTC114TM/		_	_	-		
Resistor Ratio	R ₁ /R ₂	DTC144TM						
Resistor Ratio	K1/K2	DTC123EM/DTC143EM		0.8	1.0	1.2		
		DTC143ZM		0.055	0.1	0.185		
		DTC124XM		0.38	0.47	0.56		
		DTC123JM		0.038	0.047	0.056		
		DTC144WM		1.7	2.1	2.6		
Les (Mallace	V _{I(off)}	V _{CC} = 5.0V,	DTC123JM			0.5	\ /	
Input Voltage		I ₀ = 100μA		-	-	0.5	V	
Input Voltage	V _{I(on)}	$V_0 = 0.3V$, $I_0 = 5mA$	DTC123JM	1.1	-	-	V	

NOTE3: Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

REV1.0 - OCT 2019 RELEASED - - 5 -


BIAS RESISTOR TRANSISTORS
NPN SILICON SURFACE MOUNT TRANSISTORS WITH
MONOLITHIC BIAS RESISTOR NETWORK

RESISTOR VALUES

Device	R1 (k)	R2 (k)
DTC114EM	10	10
DTC124EM	22	22
DTC144EM	47	47
DTC114YM	10	47
DTC114TM	10	∞
DTC143TM	4.7	∞
DTC123EM	2.2	2.2
DTC143EM	4.7	4.7
DTC143ZM	4.7	47
DTC124XM	22	47
DTC123JM	2.2	47
DTC115EM	100	100
DTC144WM	47	22
DTC144TM	47	∞

TYPICAL CHARACTERISTICS

Figure 1. Derating Curve



REV1.0 - OCT 2019 RELEASED - - 6 -

BIAS RESISTOR TRANSISTORS
NPN SILICON SURFACE MOUNT TRANSISTORS WITH
MONOLITHIC BIAS RESISTOR NETWORK

DTC114EM

Figure 2. V_{CE(sat)} vs. I_C




Figure 4. Output Capacitance




Figure 6. Input Voltage vs. Output Current




Figure 3. DC Current Gain





Figure 5. Output Current vs. Input Voltage



REV1.0 - OCT 2019 RELEASED - - 7 -

BIAS RESISTOR TRANSISTORS
NPN SILICON SURFACE MOUNT TRANSISTORS WITH
MONOLITHIC BIAS RESISTOR NETWORK

DTC124EM

Figure 7. V_{CE(sat)} vs. I_C




Figure 9. Output Capacitance




Figure 11. Input Voltage vs. Output Current




Figure 8. DC Current Gain





Figure 10. Output Current vs. Input Voltage



REV1.0 - OCT 2019 RELEASED - - 8 -



BIAS RESISTOR TRANSISTORS
NPN SILICON SURFACE MOUNT TRANSISTORS WITH
MONOLITHIC BIAS RESISTOR NETWORK

DTC144EM

Figure 12. $V_{CE(sat)}$ vs. I_C




Figure 14. Output Capacitance




Figure 16. Input Voltage vs. Output Current




Figure 13. DC Current Gain





Figure 15. Output Current vs. Input Voltage




REV1.0 - OCT 2019 RELEASED - - 9 -



BIAS RESISTOR TRANSISTORS
NPN SILICON SURFACE MOUNT TRANSISTORS WITH
MONOLITHIC BIAS RESISTOR NETWORK

DTC114YM

Figure 17. $V_{CE(sat)}$ vs. I_C



I_c, COLLECTOR C




Figure 21. Input Voltage vs. Output Current




Figure 18. DC Current Gain





Figure 20. Output Current vs. Input Voltage



REV1.0 - OCT 2019 RELEASED - - 10 -

BIAS RESISTOR TRANSISTORS
NPN SILICON SURFACE MOUNT TRANSISTORS WITH
MONOLITHIC BIAS RESISTOR NETWORK

DTC143ZM

Figure 22. $V_{\text{CE(sat)}}$ versus I_{C}




Figure 24. Output Capacitance




Figure 26. Input Voltage vs. Output Current




Figure 23. DC Current Gain





Figure 25. Output Current vs. Input Voltage



REV1.0 - OCT 2019 RELEASED - - 11 -



BIAS RESISTOR TRANSISTORS
NPN SILICON SURFACE MOUNT TRANSISTORS WITH
MONOLITHIC BIAS RESISTOR NETWORK

TYPICAL APPLICATIONS FOR NPN BRTs

Figure 27. Level Shifter: Connects 12 or 24 Volt Circuits to Logic






Figure 28. Open Collector Inverter:
Inverts the Input Signal

Figure 29. Inexpensive, Unregulated Current Source






REV1.0 - OCT 2019 RELEASED - - 12 -


BIAS RESISTOR TRANSISTORS
NPN SILICON SURFACE MOUNT TRANSISTORS WITH
MONOLITHIC BIAS RESISTOR NETWORK

PACKAGE INFORMATION

Dimension in SOT-723 (Unit: mm)



SOLDERING FOOTPRINT



 $\left(\frac{\text{mm}}{\text{inches}}\right)$

DIM	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	0.45	0.55	0.018	0.022	
b	0.15	0.27	0.0059	0.0106	
b1	0.25	0.35	0.010	0.014	
С	0.07	0.17	0.0028	0.0067	
D	1.15	1.25	0.045	0.049	
Е	0.75	0.85	0.03	0.034	
е	0.40	BSC	0.016 BSC		
HE	1.15	1.25	0.045	0.049	
L	0.15	0.25	0.0059	0.0098	

REV1.0 - OCT 2019 RELEASED - - 13 -



BIAS RESISTOR TRANSISTORS
NPN SILICON SURFACE MOUNT TRANSISTORS WITH
MONOLITHIC BIAS RESISTOR NETWORK

IMPORTANT NOTICE

AiT Semiconductor Inc. (AiT) reserves the right to make changes to any its product, specifications, to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AiT Semiconductor Inc.'s integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life support applications, devices or systems or other critical applications. Use of AiT products in such applications is understood to be fully at the risk of the customer. As used herein may involve potential risks of death, personal injury, or server property, or environmental damage. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

AiT Semiconductor Inc. assumes to no liability to customer product design or application support. AiT warrants the performance of its products of the specifications applicable at the time of sale.

REV1.0 - OCT 2019 RELEASED - - 14 -