



DESCRIPTION

The A7121 is a 1.2MHz constant frequency current mode PWM step-down converter. It is ideal for portable equipment requiring very high current up to 2A from single-cell Lithium-ion batteries while still achieving over 90% efficiency during peak load conditions.

The A7121 also can run at 100% duty cycle for low dropout operation, extending battery life in portable systems while light load operation provides very low output ripple for noise sensitive applications.

The A7121 can supply up to 2A output load current from a 2.5V to 6.0V input voltage and the output voltage can be regulated as low as 0.6V. The high switching frequency minimizes the size of external components while keeping switching losses low. The internal slope compensation setting allows the device to operate with smaller inductor values to optimize size and provide efficient operation.

The A7121 is available in DFN10 (3x3) and PMSOP10 packages.

ORDERING INFORMATION

Package Type	Part Number	
DFN10(3x3) SPQ: 3,000pcs/Reel	J10	A7121J10R-ADJ
		A7121J10VR-ADJ
PMSOP10 SPQ: 4,000pcs/Reel	MSP10	A7121MSP10R-ADJ
		A7121MSP10VR-ADJ
Note	V: Halogen free Package R: Tape & Reel	
AiT provides all RoHS free products		

FEATURES

- Input Voltage Range: 2.5V to 6.0V
- Output Voltages from 0.6V to V_{IN}
- 2A Output Current
- High Efficiency: Up to 95%
- 1.2MHz Constant Switching Frequency
- Low $R_{DS(ON)}$ Internal Switches: 0.15 Ω
- Allows Use of Ceramic Capacitors
- Current Mode Operation for Excellent Line and Load Transient Response
- Short-Circuit and Thermal Fault Protection
- Soft Start
- Low Dropout Operation: 100% Duty Cycle
- Low Shutdown Current : $I_{SHUTDOWN} < 1\mu A$
- -40°C to +85°C Temperature Range
- Available in DFN10(3x3) and PMSOP10 Packages.

APPLICATIONS

- Cellular Phones
- Digital Cameras
- DSP Core Supplies
- Printer
- Portable Instruments
- xDSL
- MID or UMPC

TYPICAL APPLICATION





Figure 1. Basic Application Circuit with A7121 adjustable version



PIN DESCRIPTION



Pin #	Symbol	Function
1	EN	Enable pin. Active high. In shutdown, all functions are disabled drawing $<1\mu\text{A}$ supply current. Do not leave EN floating.
2	IN	Power supply input pin. Must be closely decoupled to AGND with a $22\mu\text{F}$ or greater ceramic capacitor.
3	A _{IN}	Analog supply input pin. Provides bias for internal circuitry.
4	AGND	Analog ground pin
5	FB	FB pin: feedback input. Connect FB to the center point of the external resistor divider. The feedback threshold voltage is 0.6V.
6	AGND	Analog ground pin
7	LX	Switching node pin. Connect the output inductor to this pin.
8	LX	Switching node pin. Connect the output inductor to this pin.
9	PGND	Power ground pin
10	PGND	Power ground pin
	PAD	Power ground exposed pad. Must be connected to bare copper ground plane.



ABSOLUTE MAXIMUM RATINGS

Input Supply Voltage	-0.3V ~ 6.0V
RUN, V_{FB} Voltages	-0.3V ~ $V_{IN} + 0.3V$
SW Voltages	-0.3V ~ $V_{IN} + 0.3V$
Package Thermal Resistance ^{NOTE1}	
θ_{JA}	45°C/W
Operating Temperature Range	-40°C ~ +85°C
Junction Temperature ^{NOTE2}	+125°C
Storage Temperature Range	-65 °C ~ +150°C
Lead Temperature (Soldering, 10s)	+260°C

Stress beyond above listed "Absolute Maximum Ratings" may lead permanent damage to the device. These are stress ratings only and operations of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



ELECTRICAL CHARACTERISTICS^{NOTE3}

$V_{IN} = 3.6V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted; typical values are $T_A = 25^{\circ}C$.

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input Voltage Range	V_{IN}		2.5		6.0	V
Output Voltage Range	V_{OUT}		0.6		V_{IN}	V
Input DC Supply Current	I_Q	Active Mode: $V_{FB} = 0.5V$		300	500	μA
		Shutdown Mode: $V_{EN} = 0V$, $V_{AIN} = 5.5V$		0.1	1	μA
Feedback Input Bias Current	I_{FB}	$V_{FB} = 0.65V$			30	nA
Regulated Feedback Voltage	V_{FB}	$T_A = 25^{\circ}C$	0.5880	0.6000	0.6120	V
		$0^{\circ}C \leq T_A \leq 85^{\circ}C$	0.5865	0.6000	0.6135	
		$-40^{\circ}C \leq T_A \leq 85^{\circ}C$	0.5850	0.6000	0.6150	
Line Regulation	$\frac{\Delta V_{LINEREG}}{\Delta V_{IN}}$	$V_{IN} = 2.5V$ to $5.5V$, $I_{OUT} = 10mA$		0.10	0.20	%/V
Load Regulation	$\frac{\Delta V_{LOADREG}}{\Delta I_{OUT}}$	$I_{OUT} = 10mA$ to $2A$		0.20		%/A
Output Voltage Accuracy	V_{FB}	$V_{IN} = 2.5$ to $5.5V$, $I_{OUT} = 10mA$ to $2A$	-3		+3	% V_{OUT}
Oscillator Frequency	F_{OSC}	$V_{FB} = 0.6V$	0.96	1.2	1.44	MHz
Startup Time	T_S	From Enable to Output Regulation		1.3		ms
Over-Temperature Shutdown Threshold	T_{SD}			140		$^{\circ}C$
Over-Temperature Shutdown Hysteresis	T_{HYS}			10		$^{\circ}C$
Peak Switch Current	I_{LIM}		2.5	3.5		A
P-CH MOSFET	$R_{DS(ON)}$	$V_{IN} = 3.6V$		135	200	m Ω
N-CH MOSFET		$V_{IN} = 3.6V$		95	150	
Enable Threshold Low	$V_{EN(L)}$				0.55	V
Enable Threshold High	$V_{EN(H)}$		1.5			V
Input Low Current	I_{EN}	$V_{IN} = V_{EN} = 5.5V$	-1.0		1.0	μA

NOTE1: Thermal Resistance is specified with approximately 1 square of 1 oz copper.

NOTE2: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formula:


$$A7121: T_J = T_A + P_D \times \theta_{JA}$$

NOTE3: 100% production test at $+25^{\circ}C$. Specifications over the temperature range are guaranteed by design and characterization.




TYPICAL PERFORMANCE CHARACTERISTICS


1. η vs. I_o ($V_o=3.3V$)




2. V_o vs. I_o ($V_{OUT}=3.3V$)




3. V_o vs. I_o ($V_{OUT}=1.8V$)




4. V_o vs. I_o ($V_{OUT}=1.2V$)



5. I_q vs. V_{IN}




6. Accuracy vs. V_{IN}






7. V_o vs. I_o ($V_{OUT}=1.0V$)




8. Quiescent Current vs. Temperature


$L = 2.2\mu H$, $C_{IN} = C_{OUT} = 22\mu F$



9. P-Channel $R_{DS(ON)}$ vs. Input Voltage




10. N-Channel $R_{DS(ON)}$ vs. Input Voltage




11. Switching Frequency vs. Temperature

$V_{IN} = 3.6V$; $V_{OUT} = 1.8V$



12. Reference Voltage vs. Temperature


$V_{IN} = 3.6V$






13. Soft Start

$V_{IN} = 3.6V$; $V_{OUT} = 1.8V$; $I_{OUT} = 2A$




14. Load Transient Response

$V_{IN} = 3.6V$; $V_{OUT} = 1.8V$; $I_{OUT} = 0.2A \rightarrow 2A$




15. Output Ripple

$V_{IN} = 3.6V$; $V_{OUT} = 1.8V$; $I_{OUT} = 0A$; $L = 2.2\mu H$




16. Output Ripple

$V_{IN} = 3.6V$; $V_{OUT} = 1.8V$; $I_{OUT} = 2A$; $L = 2.2\mu H$





BLOCK DIAGRAM





DETAILED INFORMATION

Functional Description

The A7121 is a high output current monolithic switch-mode step-down DC-DC converter. The device operates at a fixed 1.2MHz switching frequency, and uses a slope compensated current mode architecture. This step-down DC-DC converter can supply up to 2A output current at $V_{IN} = 3V$ and has an input voltage range from 2.5V to 6.0V. It minimizes external component size and optimizes efficiency at the heavy load range. The slope compensation allows the device to remain stable over a wider range of inductor values so that smaller values ($1\mu H$ to $4.7\mu H$) with lower DCR can be used to achieve higher efficiency. Apart from the small bypass input capacitor, only a small L-C filter is required at the output. The A7121 can be programmed with external feedback to any voltage, ranging from 0.6V to near the input voltage. It uses internal MOSFETs to achieve high efficiency and can generate very low output voltages by using an internal reference of 0.6V. At dropout, the converter duty cycle increases to 100% and the output voltage tracks the input voltage minus the low $R_{DS(ON)}$ drop of the P-channel high-side MOSFET and the inductor DCR. The internal error amplifier and compensation provides excellent transient response, load and line regulation. Internal soft start eliminates any output voltage overshoot when the enable or the input voltage is applied.

Current Mode PWM Control

Slope compensated current mode PWM control provides stable switching and cycle-by-cycle current limit for excellent load and line response with protection of the internal main switch (P-channel MOSFET) and synchronous rectifier (N-channel MOSFET). During normal operation, the internal P-channel MOSFET is turned on for a specified time to ramp the inductor current at each rising edge of the internal oscillator, and switched off when the peak inductor current is above the error voltage. The current comparator, I_{COMP} , limits the peak inductor current. When the main switch is off, the synchronous rectifier turns on immediately and stays on until either the inductor current starts to reverse, as indicated by the current reversal comparator, I_{ZERO} , or the beginning of the next clock cycle.

Control Loop

The A7121 is a peak current mode step-down converter. The current through the P-channel MOSFET (high side) is sensed for current loop control, as well as short circuit and overload protection. A slope compensation signal is added to the sensed current to maintain stability for duty cycles greater than 50%. The peak current mode loop appears as a voltage-programmed current source in parallel with the output capacitor. The output of the voltage error amplifier programs the current mode loop for the necessary peak switch current to force a constant output voltage for all load and line conditions. Internal loop compensation terminates the transconductance voltage error amplifier output. The error amplifier reference is fixed at 0.6V.



Soft Start / Enable

Soft start limits the current surge seen at the input and eliminates output voltage overshoot. The enable pin is active high. When pulled low, the enable input (EN) forces the A7121 into a low-power, non-switching state. The total input current during shutdown is less than 1μA

Current Limit and Over-Temperature Protection

For overload conditions, the peak input current is limited to 3.5A. To minimize power dissipation and stresses under current limit and short-circuit conditions, switching is terminated after entering current limit for a series of pulses. The termination lasts for seven consecutive clock cycles after a current limit has been sensed during a series of four consecutive clock cycles. Thermal protection completely disables switching when internal dissipation becomes excessive. The junction over temperature threshold is 170°C with 10°C of hysteresis. Once an over temperature or over current fault conditions is removed, the output voltage automatically recovers.

Dropout Operation

When the battery input voltage decreases near the value of the output voltage, the A7121 allows the main switch to remain on for more than one switching cycle and increases the duty cycle until it reaches 100%. The duty cycle D of a step-down converter is defined as:

$$D = T_{ON} \cdot F_{OSC} \cdot 100\% \approx \frac{V_{OUT}}{V_{IN}} \cdot 100\%$$

Where T_{ON} is the main switch on time and F_{OSC} is the oscillator frequency. The output voltage then is the input voltage minus the voltage drop across the main switch and the inductor. At low input supply voltage, the $R_{DS(ON)}$ of the P-channel MOSFET increases, and the efficiency of the converter decreases. Caution must be exercised to ensure the heat dissipated does not exceed the maximum junction temperature of the IC.


Maximum Load Current

The A7121 will operate with an input supply voltage as low as 2.5V, however, the maximum load current decreases at lower input voltages due to a large IR drop on the main switch and synchronous rectifier. The slope compensation signal reduces the peak inductor current as a function of the duty cycle to prevent sub-harmonic oscillations at duty cycles greater than 50%. Conversely the current limit increases as the duty cycle decreases.



Application Information

Figure 2. Basic Application Circuit



Setting the Output Voltage

Figure 1 shows the basic application circuit. Resistors R1 and R2 in Figure 1 program the output to regulate at a voltage higher than 0.6V. To limit the bias current required for the external feedback resistor string while maintaining good noise immunity, the minimum suggested value for R2 is 59kΩ. Although a larger value will further reduce quiescent current, it will also increase the impedance of the feedback node, making it more sensitive to external noise and interference.

Table 1 summarizes the resistor values for various output voltages with R2 set to either 59kΩ for good noise immunity or 316kΩ for reduced no load input current. The adjustable version of the A7121, combined with an external feed forward capacitor (C3 in Figure 1), delivers enhanced transient response for extreme pulsed load applications. The addition of the feed forward capacitor typically requires a larger output capacitor C2 for stability. The external resistor sets the output voltage according to the following equation:

$$V_{OUT} = 0.6V \cdot \left(1 + \frac{R1}{R2} \right)$$

$$R1 = \left(\frac{V_{OUT}}{0.6V} - 1 \right) \cdot R2$$

Table1. Shows the resistor selection for different output voltage settings.

V _{OUT} (V)	R2 = 59kΩ R1 (kΩ)	R2=316kΩ R1 (kΩ)
0.8	19.6	105
0.9	29.4	158
1.0	39.2	210
1.1	49.9	261
1.2	59	316
1.3	68.1	365
1.4	78.7	422
1.5	88.7	475
1.8	118	634
1.85	124	655
2.0	137	732
2.5	187	1000
3.3	267	1430

Table1. Resistor Selections for Different Output Voltage Settings
(Standard 1% Resistors Substituted For Calculated Values).



Inductor Selection

For most designs, the A7121 operates with inductor values of 1μH to 4.7μH. Low inductance values are physically smaller but require faster switching, which results in some efficiency loss. The inductor value can be derived from the following equation:

$$L = \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{V_{IN} \cdot \Delta I_L \cdot f_{OSC}}$$

Where ΔI_L is inductor ripple current. Large value inductors lower ripple current and small value inductors result in high ripple currents. Choose inductor ripple current approximately 30% of the maximum load current 2A, or $\Delta I_L = 600\text{mA}$.

For output voltages above 2.0V, when light load efficiency is important, the minimum recommended inductor is 2.2μH. Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor. For optimum voltage-positioning load transients, choose an inductor with DC series resistance in the 20mΩ to 100mΩ range. For higher efficiency at heavy loads (above 500mA), or minimal load regulation (but some transient overshoot), the resistance should be kept below 100mΩ. The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation (2A + 300mA).

Table 2 lists some typical surface mount inductors that meet target applications for the A7121. For example, the 2.2μH CDRH5D16-2R2 inductor selected from Sumida has a 28.7mΩ DCR and a 3.0ADC current rating. At full load, the inductor DC loss is 57mW which gives a 1.6% loss in efficiency for a 1200mA, 1.8V output.

Slope Compensation

The A7121 step-down converter uses peak current mode control with slope compensation for stability when duty cycles are greater than 50%. The slope compensation is set to maintain stability with lower value inductors which provide better overall efficiency. The output inductor value must be selected so the inductor current down slope meets the internal slope compensation requirements. As an example, the value of the slope compensation is set to 1A/μs which is large enough to guarantee stability when using a 2.2μH inductor for all output voltage levels from 0.6V to 3.3V. The worst case external current slope (m) using the 2.2μH inductor is when $V_{OUT} = 3.3\text{V}$ and is:



$$m = \frac{V_{OUT}}{L} = \frac{3.3}{2.2} = 1.5A/\mu s$$

To keep the power supply stable when the duty cycle is above 50%, the internal slope compensation (m) should be:

$$m_a \geq \frac{1}{2} \cdot m = 0.75A/\mu s$$

Therefore, to guarantee current loop stability, the slope of the compensation ramp must be greater than one-half of the down slope of the current waveform. So the internal slope compensated value of 1A/μs will guarantee stability using a 2.2μH inductor value for all output voltages from 0.6V to 3.3V.

Input Capacitor Selection

The input capacitor reduces the surge current drawn from the input and switching noise from the device. The input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high frequency switching current passing to the input. The calculated value varies with input voltage and is a maximum when V_{IN} is double the output voltage.

$$C_{IN} = \frac{\frac{V_o}{V_{IN}} \cdot \left(1 - \frac{V_o}{V_{IN}}\right)}{\left(\frac{V_{PP}}{I_o} - ESR\right) \cdot f_s}$$
$$C_{IN(MIN)} = \frac{1}{\left(\frac{V_{PP}}{I_o} - ESR\right) \cdot 4 \cdot f_s}$$

A low ESR input capacitor sized for maximum RMS current must be used. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. A 22μF ceramic capacitor for most applications is sufficient. A large value may be used for improved input voltage filtering. The maximum input capacitor RMS current is:

$$I_{RMS} = I_o \cdot \sqrt{\frac{V_o}{V_{IN}} \cdot \left(1 - \frac{V_o}{V_{IN}}\right)}$$

The input capacitor RMS ripple current varies with the input and output voltage and will always be less than or equal to half of the total DC load current.

$$I_{RMS(MAX)} = \frac{1}{2} \cdot I_o$$



To minimize stray inductance, the capacitor should be placed as closely as possible to the IC. This keeps the high frequency content of the input current localized, minimizing EMI and input voltage ripple. The proper placement of the input capacitor (C1) can be seen in the evaluation board layout in Figures 2 and 3. A laboratory test set-up typically consists of two long wires running from the bench power supply to the evaluation board input voltage pins. The inductance of these wires, along with the low-ESR ceramic input capacitor, can create a high Q network that may affect converter performance. This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients. Errors in the loop phase and gain measurements can also result. Since the inductance of a short PCB trace feeding the input voltage is significantly lower than the power leads from the bench power supply, most applications do not exhibit this problem. In applications where the input power source lead inductance cannot be reduced to a level that does not affect the converter performance, a high ESR tantalum or aluminum electrolytic should be placed in parallel with the low ESR, ESL bypass ceramic. This dampens the high Q network and stabilizes the system.

Output Capacitor Selection

The function of output capacitance is to store energy to attempt to maintain a constant voltage. The energy is stored in the capacitor's electric field due to the voltage applied. The value of output capacitance is generally selected to limit output voltage ripple to the level required by the specification. Since the ripple current in the output inductor is usually determined by L, V_{OUT} and V_{IN}, the series impedance of the capacitor primarily determines the output voltage ripple. The three elements of the capacitor that contribute to its impedance (and output voltage ripple) are equivalent series resistance (ESR), equivalent series inductance (ESL), and capacitance (C). The output voltage droop due to a load transient is dominated by the capacitance of the ceramic output capacitor. During a step increase in load current, the ceramic output capacitor alone supplies the load current until the loop responds. Within three switching cycles, the loop responds and the inductor current increases to match the load current demand. The relationship of the output voltage droop during the three switching cycles to the output capacitance can be estimated by:

$$C_{OUT} = \frac{3 \cdot \Delta I_{LOAD}}{V_{DROOP} \cdot f_S}$$

In many practical designs, to get the required ESR, a capacitor with much more capacitance than is needed must be selected. For both continuous and discontinuous inductor current mode operation, the ESR of the C_{OUT} needed to limit the ripple to ΔV_O, V peak-to-peak is:

$$ESR \leq \frac{\Delta V_O}{\Delta I_L}$$



Ripple current flowing through a capacitor's ESR causes power dissipation in the capacitor. This power dissipation causes a temperature increase internal to the capacitor. Excessive temperature can seriously shorten the expected life of a capacitor. Capacitors have rippled current ratings that are dependent on ambient temperature and should not be exceeded. The output capacitor ripple current is the inductor current, I_L , minus the output current I_O . The RMS value of the ripple current flowing in the output capacitance (continuous inductor current mode operation) is given by:

$$I_{RMS} = \Delta I_L \cdot \frac{\sqrt{3}}{6} = \Delta I_L \cdot 0.289$$

ESL can be a problem by causing ringing in the low megahertz region but can be controlled by choosing low ESL capacitors, limiting lead length (PCB and capacitor), and replacing one large device with several smaller ones connected in parallel.

In conclusion, in order to meet the requirement of output voltage ripple small and regulation loop stability, ceramic capacitors with X5R or X7R dielectrics are recommended due to their low ESR and high ripple current ratings.

The output ripple V_{OUT} is determined by:

$$\Delta V_{OUT} \leq \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{V_{IN} \cdot f_{OSC} \cdot L} \cdot \left(ESR + \frac{1}{8 \cdot f_{OSC} \cdot C_{OUT}} \right)$$

A 22 μ F ceramic capacitor can satisfy most applications.

Thermal Calculations

There are three types of losses associated with the A7121 step-down converter: switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the $R_{DS(ON)}$ characteristics of the power output switching devices. Switching losses are dominated by the gate charge of the power output switching devices. At full load, assuming continuous conduction mode (CCM), a simplified form of the losses is given by:

$$P_{TOTAL} = \frac{I_O^2 \cdot (R_{DS(ON)(HS)} \cdot V_O + R_{DS(ON)(LS)} \cdot [V_{IN} - V_O])}{V_{IN}} + (t_{SW} \cdot F \cdot I_O + I_Q) \cdot V_{IN}$$

I_Q is the step-down converter quiescent current.



The term t_{sw} is used to estimate the full load step-down converter switching losses. For the condition where the step-down converter is in dropout at 100% duty cycle, the total device dissipation reduces to:

$$P_{TOTAL} = I_O^2 \cdot R_{DS(ON)(HS)} + I_Q \cdot V_{IN}$$

Since $R_{DS(ON)}$, quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range. Given the total losses, the maximum junction temperature can be derived from the θ_{JA} for the DFN10 package which is 45°C/W.

$$T_{J(MAX)} = P_{TOTAL} \cdot \theta_{JA} + T_{AMB}$$

Layout Guidance

When laying out the PC board, the following layout guideline should be followed to ensure proper operation of the A7121:

1. The exposed pad (EP) must be reliably soldered to the GND plane. A PGND pad below EP is strongly recommended.
2. The power traces, including the GND trace, the LX trace and the IN trace should be kept short, direct and wide to allow large current flow. The L1 connection to the LX pins should be as short as possible. Use several VIA pads when routing between layers.
3. The input capacitor (C1) should connect as closely as possible to IN (Pin 2) and AGND (Pin 4 and 6) to get good power filtering.
4. Keep the switching node, LX (Pin 7 and 8) away from the sensitive FB node.
5. The feedback trace or OUT pin (Pin 2) should be separate from any power trace and connect as closely as possible to the load point. Sensing along a high-current load trace will degrade DC load regulation. If external feedback resistors are used, they should be placed as closely as possible to the FB pin (Pin 5) to minimize the length of the high impedance feedback trace.
6. The output capacitor C2 and L1 should be connected as closely as possible. The connection of L1 to the LX pin should be as short as possible and there should not be any signal lines under the inductor.
7. The resistance of the trace from the load return to PGND should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground. Figures 2 and 3. show an example of a layout with 2 layers.




Manufacture	Part Number	Inductance (μH)	MaxDC Current(A)	DCR (mΩ)	Size LxWxH (mm)	Type
Sumida	CDRH5D16	2.2	3.0	28.7	5.8x5.8x1.8	Shielded
Sumida		3.3	2.6	35.6		
Sumida	CDRH8D28	4.7	3.4	19	8.3x8.3x3.0	Shielded
Coiltronics	SD53	2.0	3.3	23	5.2x5.2x3.0	Shielded
Coiltronics		3.3	2.6	29		
Coiltronics		4.7	2.1	39		
Manufacturer	Part Number	Value	Voltage (V)	Temp. Co.	Case	
Murata	GRM219R60J106KE19	10μF	6.3	X5R	0805	
Murata	GRM21BR60J226ME39	22μF	6.3	X5R	0805	
Murata	GRM1551X1E220JZ01B	22μF	25	JIS	0402	

Table2. Suggested Component Selection Information.



Fig3. A7121 Adjustable Voltage Version Recommended Evaluation Board Schematic.



JP2_1-2	JP2_3-4	JP2_5-6	JP2_7-8	L1	C1 & C2
1.2V	1.8V	2.5V	3.3V	CDRH5D16-2R2NC	GRM21BR60J226ME39

Fig4. A7121 Demo Top Layer





Fig5. A7121 Demo Bottom Layer





Step-Down Converter Design Example

Specifications

Specifications $V_o = 1.8V @ 2A$

$V_{IN} = 2.7V$ to $4.2V$ (3.6V nominal)

$f_s = 1.2MHz$

Transient droop = 200mV

$\Delta V_o = 50mV$

1.8V Output Inductor

$\Delta I_L = 30\% \cdot I_o = 0.3 \cdot 2 = 600mA$

$$L = \frac{V_{OUT} \cdot (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \cdot \Delta I_L \cdot f_{OSC}} = \frac{1.8 \cdot (4.2 - 1.8)}{4.2 \cdot 0.6 \cdot 1.2 \cdot 10^6} = 1.4\mu H$$

For Sumida 2.2 μH inductor (CDRH2D14) with DCR 75m Ω , the ΔI_L should be

$$\Delta I_L = \frac{V_o}{L} \cdot \left(1 - \frac{V_o}{V_{IN}}\right) \cdot T = 395mA$$

$$I_{PKL} = I_o + \frac{\Delta I_L}{2} = 2 + \frac{0.395}{2} = 2.2A$$

$$P_L = I_o^2 \cdot DCR = 2^2 \cdot 0.0287 = 114.8mW$$

1.8V Output Capacitor

$$C_{OUT} = \frac{3 \cdot \Delta I_{LOAD}}{V_{DROOP} \cdot f_s} = \frac{3 \cdot 1.2}{0.2 \cdot 1.2 \cdot 10^6} = 25\mu F; \text{ use } 22\mu F$$

$$ESR \leq \frac{\Delta V_o}{\Delta I_L} = \frac{0.05}{0.395} = 0.13\Omega$$

Select a 22 μF , 10m Ω ESR ceramic capacitor to meet the ripple 50mV requirement.

$$\begin{aligned} \Delta V_{OUT} &\leq \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{V_{IN} \cdot f_{OSC} \cdot L} \cdot \left(ESR + \frac{1}{8 \cdot f_{OSC} \cdot C_{OUT}}\right) \\ &= \frac{1.8 \cdot (4.2 - 1.8)}{4.2 \cdot 1.2 \cdot 10^6 \cdot 2.2 \cdot 10^{-6}} \cdot \left(0.01 + \frac{1}{8 \cdot 1.2 \cdot 10^6 \cdot 22 \cdot 10^{-6}}\right) = 5.7mV \end{aligned}$$



$$I_{RMS} = \Delta I_L \cdot 0.289 = 0.395 \cdot 0.289 = 114\text{mA}_{RMS}$$

$$P_{COUT} = ESR \cdot I_{RMS}^2 = 0.01 \cdot 1^2 = 10\text{mW}$$

Input Capacitor

Input ripple $V_{PP} = 25\text{mV}$

$$C_{IN(MIN)} = \frac{1}{\left(\frac{V_{PP}}{I_O} - ESR\right) \cdot 4 \cdot f_s} = \frac{1}{\left(\frac{0.025}{2} - 0.01\right) \cdot 4 \cdot 1.2 \cdot 10^6} = 13.9\mu\text{F}; \text{ use } 22\mu\text{F}$$

$$I_{RMS} = \frac{I_O}{2} = \frac{2}{2} = 1\text{A}_{RMS}$$

$$P_{CIN} = ESR \cdot I_{RMS}^2 = 0.01 \cdot 1^2 = 10\text{mW}$$


A7121 Losses

$$\begin{aligned} P_{TOTAL} &= I_O^2 \cdot R_{DS(ON)P} \cdot D + I_O^2 \cdot R_{DS(ON)N} \cdot (1 - D) + (t_{SW} \cdot f_s \cdot I_O) \cdot V_{IN} \\ &= 2^2 \cdot 0.135 \cdot \frac{1.8}{4.2} + 2^2 \cdot 0.095 \cdot \left(1 - \frac{1.8}{4.2}\right) + (5 \cdot 10^{-9} \cdot 1.2 \cdot 10^6 \cdot 2) \cdot 4.2 = 498.9\text{mW} \end{aligned}$$




PACKAGE INFORMATION


Dimension in DFN10 Package (Unit: mm)



Top View



Bottom View







Side View

Symbol	Min	Max
A	0.700/0.800	0.800/0.900
A1	0.000	0.050
A3	0.203REF	
D	2.900	3.100
E	2.900	3.100
D1	2.300	2.500
E1	1.600	1.800
k	0.200MIN	
b	0.180	0.300
e	0.500TYP	
L	0.300	0.500



Dimension in PMSOP10 Package (Unit: mm)





IMPORTANT NOTICE

AiT Semiconductor Inc. (AiT) reserves the right to make changes to any its product, specifications, to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AiT Semiconductor Inc.'s integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life support applications, devices or systems or other critical applications. Use of AiT products in such applications is understood to be fully at the risk of the customer. As used herein may involve potential risks of death, personal injury, or server property, or environmental damage. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

AiT Semiconductor Inc. assumes to no liability to customer product design or application support. AiT warrants the performance of its products of the specifications applicable at the time of sale.