

DESCRIPTION

The A6141-Q is a wide input, low-dropout regulator (LDO) supporting a 3V to 40V input voltage range and up to 150mA of load current. The A6141-Q has fixed output types including 3.3V and 5V.

www.ait-ic.com

The A6141-Q provides up to 150mA output current when input/output voltage differential drops to 240mV (VOUT =5V), and it also provides foldback short-circuit protection, thermal protection, and output current limit function. Thus, the maximum output current (150mA) must be used in the safe operation area. The very low power consumption of the A6141-Q (Iq=2.5uA) can greatly improve the natural life of batteries.

The A6141-Q also includes high accuracy voltage reference, error amplifier, current limit circuit, and output driver module. It performs well with load transient response and good temperature characteristics.

The A6141-Q is available in the SOP8 package.

ORDERING INFORMATION

Package Type	Part Number		
SOP8	MO	A6141M8VR-33Q	
SPQ: 2,500pcs/Reel	M8	A6141M8VR-50Q	
	V: Halogen-free Package		
Note	R: Tape & Reel		
	Q: AEC	C-Q100 certificated	
AiT provides all RoHS products			


FEATURES

- Low power consumption: 2.5uA (Typ.)
- Maximum output current: 150mA
- Small dropout voltage: 240mV@50mA (V_{OUT} =5.0V) 335mV@50mA (V_{OUT} =3.3V)
- Wide input voltage range: 3V~40V
- Fixed output option: 3.3V, 5.0V
- Highly accurate: ±2%
- Stable over a wide range of ceramic capacitor values: CIN /COUT =1µF
- AEC-Q100 Certificated

APPLICATIONS

- Automotive.
- Battery-powered equipment.
- Reference voltage source regulation after switching power.
- Always-On Battery Applications
 - Door Modules
 - Remote Keyless-Entry Systems
 - Immobilizers


TYPICAL APPLICATION



Input capacitor ($C_{in}=1uF$) and Output capacitor ($C_{out}=1uF$) are recommended in all application circuits. A ceramic capacitor is recommended.



PIN DESCRIPTION





ABSOLUTE MAXIMUM RATINGS

Max Input Voltage	44V
T _J , Operating Junction Temperature	150°C
T _A , Operating Ambient Temperature	-40°C to +125°C
θ _{JC} , Package Thermal Resistance	40°C/W
θ _{JA} , Package Thermal Resistance	80°C/W
T _s , Storage Temperature	-40°C ~150°C
Lead Temperature & Time	260°C,10s
ESD (HBM) *	>2000V

The stresses above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

* ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5 k Ω , 100 pF)

RECOMMENDED WORK CONDITIONS

Parameter	Min	Max.	Unit	
Input Voltage Range	3	40	V	
Ambient Temperature	-40	105	°C	



ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions		Min	Тур.	Мах	Unit
Input Voltage	Vin			3	-	40	V
Output Voltage	Vout	V _{IN} -V _{OUT} =1V 1mA≤I _{OUT} ≤30mA		V _{оит} х0.98	Vout	V _{ОUT} X1.02	V
Maximum Output Current	louт (Max.)	V _{IN} -V _{OUT} =1V		150	-	-	mA
		Iout=50mA	V _{OUT} = 3.3V	-	335	-	
Dropout Voltage ⁽¹⁾	Vdrop		Vout =5.0V	-	240	-	mV
Line Regulation	ΔV _{OUT} ΔVin × Vout	Ι _{ΟυΤ} =10mA, Ι _{ΟυΤ} +1V≤V _{IN} ≤40V		-	0.2	0.3	%/V
Load Regulation	ΔVουτ	V _{IN} =V _{OUT} +1V 1mA≤I _{OUT} ≤50mA		-	20	40	mV
Quiescent Current	lq	V _{IN} =V _{OUT} +1V		-	2.5	5	μA
Output Voltage Temperature Coefficient	ΔV _{OUT}	I _{OUT} =10mA		-	±100	-	ppm/°C
Ripple Rejection	P _{SRR}	F=100Hz, Ripple= $0.5V_{p-p}$ V _{IN} =V _{OUT} +1V		-	50	-	dB
Thermal Shutdown Temp	Tsd			-	140	-	°C
Thermal Shutdown Hysteresis	Т _{sн}			-	10	-	°C

(1) V_{DROP} = V_{IN} - V_{OUT} when V_{OUT} drops below 98% of the normal V_{OUT} .



TYPICAL PERFORMANCE CHARACTERISTICS




Fig.3 Load Regulation (VIN =16V, VOUT =5V)




Fig.5 Dropout Voltage (Vout =5V)




Fig.2 Load Regulation (V_{IN} =12V, V_{OUT} =5V)





Fig.4 Line Regulation (Vout =5.0V, Iout =1mA)













Fig.7 Safe Operation Area





BLOCK DIAGRAM





DETAILED INFORMATION

Overview

The A6141-Q is a series of low dropout voltage and low power consumption regulators designed. The device accommodates a wide input supply voltage range of up to 40V and is available in 3.3V and 5V fixed output voltages. Its application circuit is very simple and only needs two outside capacitors. It is composed of these modules: high-accuracy voltage reference, current limit circuit, error amplifier, output driver, and power transistor.

The current Limit module can keep the chip and power system away from danger when the load current is more than 180mA.

The A6141-Q uses a trimming technique to assure the accuracy of output value within $\pm 2\%$, at the same time, temperature compensation is elaborately considered in this chip, which makes the A6141-Q's temperature coefficient within ± 100 pm/°C.

Current Limit

The A6141-Q has an internal current limit circuit that protects the regulator during transient high-load current faults or short events. The current limit is a foldback scheme. In a high-load current fault, the foldback scheme limits the output current. The output voltage is not regulated when the device is in the current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in the foldback current limit, if the thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between the current limit and thermal shutdown.

THERMAL CONSIDERATIONS

Knowing the input voltage, the output voltage, and the load profile of the application, the total power dissipation can be calculated:

 $P_D = (V_{IN}-V_{OUT}) \times I_{OUT} + V_{IN} \times I_Q$

With

P_D: continuous power dissipation I_{OUT}: output current

V_{IN}: input voltage

lo: quiescent current

V_{OUT}: output voltage

The maximum acceptable thermal resistance R_{thJA} can then be calculated:

$$\mathsf{R}_{\mathsf{thJA,MAX}} = \frac{\mathsf{T}_{\mathsf{J,MAX}} - \mathsf{T}_{\mathsf{A}}}{\mathsf{P}_{\mathsf{D}}}$$

With


T_{J,MAX}: maximum allowed junction temperature

T_A: ambient temperature



PACKAGE INFORMATION

Dimension in SOP8 (Unit: mm)



Symbol	Min	Max	
A	1.350	1.750	
A1	0.050	0.250	
A2	1.300	1.500	
b	0.380	0.470	
с	0.170	0.250	
D	4.800	5.000	
E	3.800	4.000	
E1	5.800	6.200	
е	1.270(BSC)		
L	0.450	0.800	
θ	0°	8°	



IMPORTANT NOTICE

AiT Semiconductor Inc. (AiT) reserves the right to make changes to any its product, specifications, to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AiT Semiconductor Inc.'s integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life support applications, devices or systems or other critical applications. Use of AiT products in such applications is understood to be fully at the risk of the customer. As used herein may involve potential risks of death, personal injury, or server property, or environmental damage. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

AiT Semiconductor Inc. assumes to no liability to customer product design or application support. AiT warrants the performance of its products of the specifications applicable at the time of sale.