

DESCRIPTION

The AO4122 is a Quad CMOS operational amplifier use auto-zero techniques to simultaneously provide very low offset voltage ($5\mu V$ Max) and near-zero drift over time and temperature.

This AO4122 amplifier has ultralow noise, offset and power.

This AO4122 miniature, high-precision operational amplifiers offset high input impedance and rail-to-rail input and rail-to-rail output swing. With high gain-bandwidth product of 350KHz and slew rate of 0.17V/µs.

Single or dual supplies as low as +2.3V ($\pm 1.15V$) and up to +5.5V ($\pm 2.75V$) may be used.

The AO4122 is available in SOP14 and TSSOP14 package.

ORDERING INFORMATION

Package Type	Part Number		
SOP14	M14	AO4122M14R	
SPQ:4,000pcs/Reel	IVI 14	AO4122M14VR	
TSSOP14	TMX14	AO4122TMX14R	
SPQ:4,000pcs/Reel	TIMX14	AO4122TMX14VR	
Note	V: Halogen free Package R: Tape & Reel		
AiT provides all RoHS products			

FEATURES

Low Offset Voltage: 1uV(TYP.)

■ Input Offset Drift: ±0.005µV/°C

High Gain Bandwidth Product: 350KHz

Rail-to-Rail Input and Output

High Gain, CMRR, PSRR:130dB

High Slew Rate: 0.17V/μs

• Low Noise: 3.2uVp-p (0.01~10Hz)

Low Power Consumption: 60μA /op amp

Overload Recovery Time:6us

Low Supply Voltage: 2.3 V to 5.5 V

No External Capacitors Required


Extended Temperature: -40°C ~ +125°C

APPLICATION

- Temperature Sensors
- Medical/Industrial Instrumentation
- Pressure Sensors
- Battery-Powered Instrumentation
- Active Filtering
- Weight Scale Sensor
- Strain Gage Amplifiers
- Power Converter/Inverter

TYPICAL APPLICATION

SOP14/TSSOP14




REV1.0 - NOV 2023 RELEASED - - 1 -

AO4122 OP AMPLIFIER

ZERO-DRIFT, RAIL-TO-RAIL QUAD I/O CMOS OP AMPLIFIER

PIN DESCRIPTION



PIN#			·	
SOP14	TSSOP14	Symbol	Function	
1	1	OUT A	Output A	
2	2	-IN A	Inverting Input A	
3	3	+IN A	Noninverting Input A	
4	4	V-	Positive (Highest) Power Supply	
5	5	+IN B	Noninverting Input B	
6	6	-IN B	Inverting Input B	
7	7	OUT B	Output B	
8	8	OUT C	Output C	
9	9	-IN C	Inverting Input C	
10	10	+IN C	Noninverting Input C	
11	11	V-	Negative (Lowest) Power Supply	
12	12	+IN D	Noninverting Input D	
13	13	-IN D	Inverting Input D	
14	14	OUT D	Output D	

REV1.0 - NOV 2023 RELEASED - - 2 -

AO4122

ZERO-DRIFT, RAIL-TO-RAIL QUAD I/O CMOS OP AMPLIFIER

ABSOLUTE MAXIMUM RATINGS

V _S , Supply, V _S =(V+) - (V-), Voltage		7.0V	
Signal Input Pin, Voltage(1)		(V-)-0.5 to (V+)0.5V	
Signal Output Pin, Voltage ⁽²⁾		(V-)-0.5 to (V+)0.5\	
Signal Input Pin, Current(1)	±10mA		
Signal Output Pin, Current ⁽²⁾		±55mA	
Output Short-Circuit, Current(3)		Continuous	
O Postana Thermal Improduces(4)	SOP14	105°C/W	
θ _{JA} , Package Thermal Impedance ⁽⁴⁾	TSSOP14	90°C/W	
T _A , Operating Range		-40°C ~ +125°C	
T _{STG} , Storage Temperature		-65°C ~ +150°C	
T _J , Junction Temperature ⁽⁵⁾		-40°C ~ +150°C	
ESD Ratings			
V Flactractatic Discharge	Human-Body Model (HBM)	±5000V	
V _(ESD) , Electrostatic Discharge	Machine Model (MM)	±400V	

^{*}Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

- (1) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less.
- (2) Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.5V beyond the supply rails should be current-limited to ±55mA or less.
- (3) Short-circuit to ground, one amplifier per package.
- (4) The package thermal impedance is calculated in accordance with JESD-51.
- (5) The maximum power dissipation is a function of $T_{J \text{ (MAX)}}$, $R_{\theta JA}$, and T_{A} . The maximum allowable power dissipation at any ambient temperature is PD = $(T_{J \text{ (MAX)}} T_{A}) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Supply Voltage	Vs =(V+) - (V-)	Single-Supply	2.3	-	5.5	V
		Dual-Supply	±1.15		±2.75	

REV1.0 - NOV 2023 RELEASED - - 3 -

ELECTRICAL CHARACTERISTICS

At $T_A = +25^{\circ}C$, $V_S = 5V$, $R_L = 10k\Omega$ connected to $V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
OFFSET VOLTAGE						
Input Offset Voltage	Vos	$V_{CM} = V_S/2$	-5	±1	5	μV
Input Offset Voltage Average Drift	Vos Tc			±0.005	±0.05	μV/°C
Power-Supply Rejection Ratio	PSRR	V_S =2.3V to 5.5V, V_{CM} = 0	110	130	-	dB
Channel Separation	dc		-	0.1	_	μV/V
INPUT BIAS CURRENT						
Input Bias Current(1)(2)	I _B	$V_{CM} = V_S/2$	-	±10	-	pА
Input Offset Current(1)	los		-	±10	-	pА
NOISE PERFORMANCE						·
Lea (Mallace Nation		f=0.01Hz to 10Hz	-	3.2	-	μVpp
Input Voltage Noise	e _n p-p	f=0.01Hz to 1Hz	ı	0.97	-	μVpp
Input Voltage Noise Density	e _n	f=1KHz	-	140	-	nV/√Hz
Input Current Noise Density	İn	f=10Hz	1	15	-	fA/√Hz
INPUT VOLTAGE RANGE						
Common-Mode Voltage Range	V _{CM}		-0.1	1	0.1	V
Common-Mode Rejection Ratio	CMRR	$(V-)-0.1V < V_{CM} < (V+) + 0.1V$	110	130	1	dB
INPUT CAPACITANCE						
Differential			-	1	-	pF
Common-Mode			-	5	-	pF
OPEN-LOOP GAIN						
Open-Loop Voltage Gain	Aol	R _L =10K Ω , V _O =0.3V ~ 4.7V, T _A = -40°C ~ +125°C	110	130	-	dB
DYNAMIC PERFORMANCE						
Slew Rate ⁽⁵⁾	SR	G=+1	-	0.17	-	V/µs
Gain-Bandwidth Product	GBW		-	350	-	KHz
Overload Recovery Time	tor		-	6	-	us
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	R _L =100 KΩ to GND	4.99	4.998	-	V
	V UH	R _L =10KΩ to GND	4.95	4.98	-	V
Output Voltage Low	V_{OL}	RL=100 KΩ to V+	-	1	10	mV
		RL=10 KΩ to V+	-	10	30	mV
Short-Circuit Current(3)(4)	I _{sc}		-	25	-	mA
POWER SUPPLY						
Operating Voltage Range	Vs		2.3	-	5.5	V
Quiescent Current/Amplifier	IQ		-	60	87	μΑ

⁽¹⁾ This parameter is ensured by design and/or characterization and is not tested in production.

REV1.0 - NOV 2023 RELEASED - - 4 -

⁽²⁾ Positive current corresponds to current flowing into the device.

⁽³⁾ The maximum power dissipation is a function of $T_{J\,(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is PD = $(T_{J\,(MAX)} - T_A)$ / $R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

⁽⁴⁾ Short circuit test is a momentary test.

⁽⁵⁾ Number specified is the slower of positive and negative slew rates.

TYPICAL PERFORMANCE CHARACTERISTICS

www.ait-ic.com

At T_A = 25°C, Vs=5V, R_L = 10k Ω connected to Vs/2, Vout = Vs/2, unless otherwise noted

Fig 1. Offset Voltage Production Distribution




Fig 2. Offset Voltage Production Distribution




Fig 3. Open-Loop Gain and Phase vs. Frequency




Fig 4. Input Bias Current vs. Temperature




Fig 5. Power-Supply Rejection Ratio vs. Frequency






Fig 6. Common-Mode Rejection Ratio vs. Frequency



REV1.0 - NOV 2023 RELEASED - - 5 -

Fig 7. Quiescent Current vs. Temperature



www.ait-ic.com

Fig 8. Quiescent Current vs. Temperature




Fig 9. Sink Current vs. Temperature




Fig 10. Source Current vs. Temperature




Fig 11. Small-Signal Step Response






Fig 12. Large-Signal Step Response



REV1.0 - NOV 2023 RELEASED - - 6 -

Fig 13. Positive Overvoltage Recovery



www.ait-ic.com

•

Fig 15. 0.01Hz to 10Hz Noise at $V_S=5V$




Fig 17. 0.01Hz to 1Hz Noise at V_S=5V




Fig 14. Negative Overvoltage Recovery




Fig 16. 0.01Hz to 10Hz Noise at V_S =2.7V






Fig 18. 0.01Hz to 1Hz Noise at V_S =2.7V



REV1.0 - NOV 2023 RELEASED - - 7 -

AiT Semiconductor Inc. www.ait-ic.com

BLOCK DIAGRAM



REV1.0 - NOV 2023 RELEASED --8-

DETAILED INFORMATION

Application Notes

The AO4122 is unity-gain stable and free from unexpected output phase reversal op amp. It use auto-zeroing techniques to provide low offset voltage and very low drift over time and temperature. Good layout practice mandates use of a $0.1\mu F$ capacitor practice mandates use of a $0.1\mu F$ capacitor placed closely across the supply pins.

For lowest offset voltage and precision performance, circuit layout and mechanical conditions should be optimized. Avoid temperature gradients that create thermoelectric (See beck) effects in thermocouple junctions formed form connecting dissimilar conductor. These thermally-generated potentials can be made to cancel by assuring that they are equal on both input terminals.

- Use Low Thermoelectric-Coefficient Connections (avoid dissimilar metals).
- Thermally Isolate Components Form Power Supplies or other Heat-Sources
- Shield Op Amp and input Circuitry form Air Currents, such as cooling fans.

Following these guidelines will reduce the likelihood of junctions being at different temperatures, which can cause thermoelectric voltages of $0.1\mu\text{V}/^{\circ}\text{C}$ or higher, depending on materials used.


Operating Voltage

The AO4122 operates over a power-supply range of 2.3V to +5.5V (±1.15V to ±2.75V). Supply voltages higher than 7V (absolute maximum) can permanently damage the amplifier.

REV1.0 - NOV 2023 RELEASED - - 9 -

PACKAGE INFORMATION

Dimension in SOP14 (Unit: mm)








TOP VIEW

BOTTOM VIEW

SIDE VIEW

Recommended Land Pattern




Cymbol	Millimeters			
Symbol	Min	Max		
Α	1.350	1.750		
A1	0.100	0.250		
A2	1.350	1.550		
b	0.330	0.510		
С	0.170	0.250		
D	4.800	5.000		
е	1.270 BSC			
Е	5.800	6.200		
E1	3.800	4.000		
L	0.400	1.270		
θ	0°	8°		

REV1.0 - NOV 2023 RELEASED - - 10 -


P AMPLIFIER

ZERO-DRIFT, RAIL-TO-RAIL QUAD I/O CMOS OP AMPLIFIER

Dimension in TSSOP14 (Unit: mm)



Recommended Land Pattern



Cumbal	Millimeters			
Symbol	Min	Max		
Α	-	1.200		
A1	0.50	0.150		
A2	0.800	1.050		
b	0.190	0.300		
С	0.090	0.200		
D	4.860	5.100		
Е	4.300	4.500		
E1	6.250	6.550		
е	0.650 BSC			
L	0.500	0.700		
Н	0.25 TYP			
θ	1° 7°			

REV1.0 - NOV 2023 RELEASED - -11 -

IMPORTANT NOTICE

AiT Semiconductor Inc. (AiT) reserves the right to make changes to any its product, specifications, to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AiT Semiconductor Inc.'s integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life support applications, devices or systems or other critical applications. Use of AiT products in such applications is understood to be fully at the risk of the customer. As used herein may involve potential risks of death, personal injury, or servere property, or environmental damage. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

AiT Semiconductor Inc. assumes to no liability to customer product design or application support. AiT warrants the performance of its products of the specifications applicable at the time of sale.

REV1.0 - NOV 2023 RELEASED - - 12 -