



### DESCRIPTION

The AL175 is a quad positive-edge-triggered D-type flip-flop with individual data inputs (nD) and complementary outputs (nQ and nQ). The common clock (CLK) and master reset (CLR) inputs control all flip-flops simultaneously. Data that meet the setup and hold time requirements on the LOW-to-HIGH transition of the clock input will be stored in the flip-flop and appear at the Q output.

A LOW level on CLR resets all flip-flops and forces the outputs LOW. The inputs include clamp diodes, allowing the use of current-limiting resistors to interface inputs to voltages higher than V<sub>CC</sub>.

This device operates over an ambient temperature range of -40 °C to +125 °C.

AL175 is available in SOP16 and TSSOP16 packages.

### FEATURES

- Operating Voltage Range: 1.65V to 5.5V
- Low Power Consumption: 8μA (Max)
- Four edge-triggered D-type flip-flops
- Asynchronous master reset
- Operating Temperature Range: -40°C ~ +125°C
- Available in SOP16 and TSSOP16 packages


### APPLICATION

- Buffer/Storage Registers
- Shift Registers
- Pattern Generators

### ORDERING INFORMATION


Package Type	Part Number	
SOP16 SPQ: 4,000pcs/Reel	M16	AL175M16R
		AL175M16VR
TSSOP16 SPQ: 4,000pcs/Reel	TMX16	AL175TMX16R
		AL175TMX16VR
Note	V: Halogen free Package R: Tape & Reel	
AiT provides all RoHS products		

### LOGIC SYMBOL





**PIN DESCRIPTION**



PIN#		Symbol	I/O Type	Function
SOP16	TSSOP16			
1	1	CLR	I	Clear Data Input
2	2	1Q	O	Output
3	3	1Q̄	O	Output
4	4	1D	I	Input
5	5	2D	I	Input
6	6	2Q̄	O	Output
7	7	2Q	O	Output
8	8	GND	P	Ground
9	9	CLK	I	Clock Input
10	10	3Q	O	Output
11	11	3Q̄	O	Output
12	12	3D	I	Input
13	13	4D	I	Input
14	14	4Q̄	O	Output
15	15	4Q	O	Output
16	16	V <sub>CC</sub>	P	Power Pin

**FUNCTION TABLE**

INPUT			OUTPUT	
CLR	CLK	D	Q	Q̄
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	Q0	Q̄0

H: High Voltage Level

L: Low Voltage Level

X: Don't care

**ABSOLUTE MAXIMUM RATINGS**over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup> <sup>(2)</sup>

V <sub>CC</sub> , Supply Voltage Range		-0.5V ~ + 6.5V
I <sub>IK</sub> , Input Clamp Current	V <sub>I</sub> < 0V or V <sub>I</sub> > V <sub>CC</sub>	±20mA
I <sub>OK</sub> , Output Clamp Current	V <sub>O</sub> < 0V or V <sub>O</sub> > V <sub>CC</sub>	±20mA
I <sub>O</sub> , Continuous Output Current	V <sub>O</sub> = 0V ~ V <sub>CC</sub>	±25mA
I <sub>O</sub> , Continuous Current through V <sub>CC</sub> or GND		±50mA
θ <sub>JA</sub> , Package Thermal Impedance <sup>(2)</sup>	SOP16	150°C/W
	TSSOP16	45°C/W
T <sub>J</sub> , Junction Temperature <sup>(3)</sup>		-65°C ~ +150°C
T <sub>STG</sub> , Storage Temperature		-65°C ~ +150°C
V <sub>(ESD)</sub> , Electrostatic Discharge	Human-body model (HBM), MIL-STD-883K METHOD 3015.9	±2000V
	Charged-device model (CDM), ANSI/ESDA/JEDEC JS-002-2018	±1000V
	Machine Model (MM), JESD22-A115	±200V

Stresses above may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the Electrical Characteristics are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- (1) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (2) The package thermal impedance is calculated in accordance with JESD-51.
- (3) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, R<sub>θJA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

**RECOMMENDED OPERATING CONDITIONS**T<sub>A</sub>=25°C, Full=-40°C to 125°C, unless otherwise noted.\*

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Supply Voltage	V <sub>CC</sub>	Operating	1.65	-	5.50	V
High-Level Input Voltage	V <sub>IH</sub>	V <sub>CC</sub> = 2.0V	1.50	-		
		V <sub>CC</sub> = 3.3V	2.40	-		
		V <sub>CC</sub> = 4.5V	3.15	-		
		V <sub>CC</sub> = 5.5V	3.85	-		
Low-Level Input Voltage	V <sub>IL</sub>	V <sub>CC</sub> = 2.0V	-	-	0.50	V
		V <sub>CC</sub> = 3.3V	-	-	1.00	
		V <sub>CC</sub> = 4.5V	-	-	1.35	
		V <sub>CC</sub> = 5.5V	-	-	1.65	
Input Voltage	V <sub>I</sub>	-	0	-	V <sub>CC</sub>	V
Output Voltage	V <sub>O</sub>	-	0	-	V <sub>CC</sub>	V
Input Transition Rise or Fall	Δt/Δv	V <sub>CC</sub> = 2.0V	-	-	1000	ns
		V <sub>CC</sub> = 3.3V	-	-	600	
		V <sub>CC</sub> = 4.5V	-	-	500	
		V <sub>CC</sub> = 5.5V	-	-	400	
Operating Temperature	T <sub>A</sub>	-	-40	-	+125	°C

\*All unused inputs of the device must be held at VCC or GND to ensure proper device operation.



**DC CHARACTERISTICS**

Parameter		Conditions	Min	Typ.	Max	Unit	
V <sub>OH</sub>		I <sub>OH</sub> = -20μA, V <sub>CC</sub> =2.0V	-40°C ~ +125°C	1.90	-	-	V
		I <sub>OH</sub> = -20μA, V <sub>CC</sub> =3.3V	3.20	-	-		
		I <sub>OH</sub> = -20μA, V <sub>CC</sub> =4.5V	4.40	-	-		
		I <sub>OH</sub> = -20μA, V <sub>CC</sub> =5.5V	5.40	-	-		
		I <sub>OH</sub> = -4mA, V <sub>CC</sub> =4.5V	3.84	-	-		
		I <sub>OH</sub> = -5.2mA, V <sub>CC</sub> =5.5V	4.69	-	-		
V <sub>OL</sub>		I <sub>OL</sub> = 20μA, V <sub>CC</sub> =2.0V	-40°C ~ +125°C	-	-	0.10	V
		I <sub>OL</sub> = 20μA, V <sub>CC</sub> =3.3V	-	-	0.10		
		I <sub>OL</sub> = 20μA, V <sub>CC</sub> =4.5V	-	-	0.10		
		I <sub>OL</sub> = 20μA, V <sub>CC</sub> =5.5V	-	-	0.10		
		I <sub>OL</sub> = 4.0mA, V <sub>CC</sub> =4.5V	-	-	0.50		
		I <sub>OL</sub> = 5.2mA, V <sub>CC</sub> =5.5V	-	-	0.55		
I <sub>I</sub>	V <sub>I</sub> = 5.5V or GND, V <sub>CC</sub> =5.5V	+25°C	-	±0.1	±1	μA	
		-40°C ~ +125°C	-	-	±2		
I <sub>CC</sub>	V <sub>I</sub> = 5.5V or GND, I <sub>o</sub> =0, V <sub>CC</sub> =5.5V	+25°C	-	-	8	μA	
		-40°C ~ +125°C	-	-	80		
C <sub>i</sub>	Input Capacitance	V <sub>CC</sub> =1.65V ~ 5.5V	+25°C	-	4	10	pF
			-40°C ~ +125°C	-	-	10	

- (1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.



**SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (1)

Parameter		Conditions	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C ~ 125°C			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
f <sub>max</sub>		V <sub>CC</sub> = 2.0V	6	12	-	5	-	-	MHz
		V <sub>CC</sub> = 3.3V	18	30	-	15	-	-	
		V <sub>CC</sub> = 4.5V	31	50	-	25	-	-	
		V <sub>CC</sub> = 5.5V	33	55	-	27	-	-	
t <sub>pd</sub> , $\overline{\text{CLR}}$	Any	V <sub>CC</sub> = 2.0V	-	17	25.5	-	-	28.8	ns
		V <sub>CC</sub> = 3.3V	-	8	12	-	-	13.5	
		V <sub>CC</sub> = 4.5V	-	6	9	-	-	10	
		V <sub>CC</sub> = 5.5V	-	5.5	8.5	-	-	9.5	
t <sub>pd</sub> , CLK	Any	V <sub>CC</sub> = 2.0V	-	23.5	35	-	-	39	ns
		V <sub>CC</sub> = 3.3V	-	10.5	16	-	-	18	
		V <sub>CC</sub> = 4.5V	-	8.5	13	-	-	13.5	
		V <sub>CC</sub> = 5.5V	-	7.5	11.5	-	-	12	
t <sub>r</sub>	Any	V <sub>CC</sub> = 2.0V	-	10.5	15.5	-	-	18	ns
		V <sub>CC</sub> = 3.3V	-	5.5	8.5	-	-	10	
		V <sub>CC</sub> = 4.5V	-	4.5	7	-	-	8.5	
		V <sub>CC</sub> = 5.5V	-	4	6	-	-	7.5	

(1) This parameter is ensured by design and/or characterization and is not tested in production.

**OPERATING CHARACTERISTICS**

T<sub>A</sub> = 25°C

Parameter		Conditions	Min	Typ.	Max	Unit
C <sub>pd</sub>	Power dissipation capacitance per flip-flop	No load	-	35	-	pF



**TIMING REQUIREMENTS**


over recommended operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

Parameter		Conditions	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C ~ 125°C			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
f <sub>clock</sub>	Clock frequency	V <sub>CC</sub> = 2.0V	-	-	6	-	-	5	MHz
		V <sub>CC</sub> = 3.3V	-	-	18	-	-	15	
		V <sub>CC</sub> = 4.5V	-	-	31	-	-	25	
		V <sub>CC</sub> = 5.5V	-	-	33	-	-	27	
t <sub>w</sub> , Pulse duration	CLR low	V <sub>CC</sub> = 2.0V	40	-	-	52	-	-	ns
		V <sub>CC</sub> = 3.3V	20	-	-	30	-	-	
		V <sub>CC</sub> = 4.5V	8	-	-	10	-	-	
		V <sub>CC</sub> = 5.5V	6	-	-	8	-	-	
t <sub>w</sub> , Pulse duration	CLK High or low	V <sub>CC</sub> = 2.0V	40	-	-	52	-	-	ns
		V <sub>CC</sub> = 3.3V	20	-	-	30	-	-	
		V <sub>CC</sub> = 4.5V	8	-	-	10	-	-	
		V <sub>CC</sub> = 5.5V	6	-	-	8	-	-	
t <sub>su</sub> , Setup time before CLK ↑	Data	V <sub>CC</sub> = 2.0V	50	-	-	65	-	-	ns
		V <sub>CC</sub> = 3.3V	30	-	-	38	-	-	
		V <sub>CC</sub> = 4.5V	10	-	-	12	-	-	
		V <sub>CC</sub> = 5.5V	8	-	-	10	-	-	
	CLR inactive	V <sub>CC</sub> = 2.0V	50	-	-	65	-	-	
		V <sub>CC</sub> = 3.3V	30	-	-	38	-	-	
		V <sub>CC</sub> = 4.5V	10	-	-	12	-	-	
		V <sub>CC</sub> = 5.5V	8	-	-	10	-	-	
t <sub>h</sub> Hold time, data after CLK ↑		V <sub>CC</sub> = 2.0V	-	6.1	-	-	-	-	ns
		V <sub>CC</sub> = 3.3V	-	2.6	-	-	-	-	
		V <sub>CC</sub> = 4.5V	-	2	-	-	-	-	
		V <sub>CC</sub> = 5.5V	-	1.8	-	-	-	-	

(1) This parameter is ensured by design and/or characterization and is not tested in production.



**BLOCK DIAGRAM**






**PARAMETER MEASUREMENT INFORMATION**

The phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators with the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_o = 50 \Omega$ , and  $t_t < 6 \text{ ns}$ . For clock inputs,  $f_{max}$  is measured with an input duty cycle of 50%. The outputs are measured one at a time, with one input transition per measurement.

Fig 1. Load Circuit for Push-Pull Outputs



(1)  $C_L$  includes probe and test-fixture capacitance.

Fig 2. Voltage Waveforms, Standard CMOS  
Inputs Pulse Duration




Fig 3. Voltage Waveforms, Standard CMOS  
Inputs Setup and Hold Times






Fig 4. Voltage Waveforms, Propagation  
Delays for Standard CMOS Inputs



(1) The greater between  $t_{PLH}$  and  $t_{PLL}$  is the same as  $t_{pd}$ .

Fig 5. Voltage Waveforms, Input and Output  
Transition Times for Standard CMOS Inputs



(1) The greater between  $t_r$  and  $t_f$  is the same as  $t_t$ .



## DETAILED DESCRIPTION

### Overview

These positive-edge-triggered D-type flip-flops feature a direct clear ( $\overline{\text{CLR}}$ ) input. The AL175 devices provide complementary outputs from each flip-flop.

Data present at the data (D) inputs that meet the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a specified voltage level and is not directly related to the transition time of the positive-going edge of CLK.

### Power Supply Recommendations

The power supply voltage can be of any value within the minimum and maximum limits specified in the Recommended Operating Conditions. Each  $V_{CC}$  terminal should be properly bypassed with a capacitor to prevent power supply disturbances. A 0.1  $\mu\text{F}$  bypass capacitor is recommended for this device.

Multiple bypass capacitors may be connected in parallel to suppress noise over a wide frequency range. A combination of 0.1  $\mu\text{F}$  and 1  $\mu\text{F}$  capacitors is commonly used. For best performance, the bypass capacitors should be placed as close as possible to the  $V_{CC}$  terminal.

### Layout Guidelines

When using multi-input or multi-channel logic devices, inputs must never be left floating. In many applications, some functions or portions of a digital logic device may remain unused. For example, only two inputs of a triple-input AND gate may be used, or only three of the four buffer gates may be utilized.



Unused input pins must not be left unconnected because undefined voltages at these inputs can lead to unpredictable or undefined operating states. All unused inputs of digital logic devices should be connected to a valid logic HIGH or logic LOW level, as defined by the input voltage specifications, to prevent them from floating.

The logic level applied to an unused input depends on the function of the device. In general, unused inputs are tied to either GND or  $V_{CC}$ , whichever is more appropriate for the logic function or more convenient in the circuit design.





**PACKAGE INFORMATION**

Dimension in SOP16 (Unit: mm)





**RECOMMENDED LAND PATTERN**





Symbol	Millimeters	
	Min	Max
A	1.350	1.750
A1	0.100	0.250
A2	1.350	1.550
b	0.330	0.510
c	0.170	0.250
D	9.800	10.200
E	3.800	4.000
E1	5.800	6.200
e	1.270 BSC.	
L	0.400	1.270
θ	0°	8°



Dimension in TSSOP16 (Unit: mm)



**RECOMMENDED LAND PATTERN**



Symbol	Millimeters	
	Min	Max
A	-	1.200
A1	0.050	0.150
A2	0.800	1.050
b	0.190	0.300
c	0.090	0.200
D	4.860	5.100
E	4.300	4.500
E1	6.200	6.600
e	0.650 BSC.	
L	0.500	0.700
H	0.250 TYP.	
$\theta$	1°	7°



## **IMPORTANT NOTICE**

AiT Semiconductor Inc. (AiT) reserves the right to make changes to any its product, specifications, to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AiT Semiconductor Inc.'s integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life support applications, devices or systems or other critical applications. Use of AiT products in such applications is understood to be fully at the risk of the customer. As used herein may involve potential risks of death, personal injury, or severe property, or environmental damage. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

AiT Semiconductor Inc. assumes to no liability to customer product design or application support. AiT warrants the performance of its products of the specifications applicable at the time of sale.